Shree's Image
Shree Ganesh Wooradi
hamburger menu hamburger menu close

Hi, I am Shree Ganesh

An Aspiring Hardware Engineer skilled in RTL Design and Verification, Embedded Systems, Cyber Physical Systems Security, Internet of Things and Computer Organization & Architecture

Projects

About Me Get to know more about me, my projects and my skills

Get to know me!

I'm a Hardware Engineer with a Masters degree in Computer Engineering from California State University Fullerton I have previously worked as a Design Verification Engineer. I am currently working as a Hardware Engineering Intern working on Airborne FPGAs, RTL Design and Verification. Actively seeking opportunities.

More detailed information about me. Download my Resume here.

Resume

Tech Stack

SystemVerilog
VHDL
UVM
Design Verification
RTL Design
Embedded Design
Python Scripting
STM32 Programming
PCB Design

Projects My Projects on GitHub, feel free to connect with me on my email for more questions. ganeshprime5@gmail.com

Software Screenshot

FPGA Projects

Projects Implemented on FPGA's designed using Verilog HDL, Static Timing Analysis and Implementing various transmission protocols such as SPI, I2C and UART and Cryptography.

Explore Projects
Software Screenshot

Computer Organization & Architecture Projects

Projects created using the Instruction Set Architectures of RISC V which includes designing Arithmetic Logic Unit, Memory Unit, etc.

Explore Projects
Software Screenshot

PCB Design

PCB Design projects using KiCad and Autodesk Fusion.

Explore Projects
Software Screenshot

Embedded Systems Projects

Projects Developed using C++ and Embedded C, built for ESP32 and STM32 Microcontrollers.

Explore Projects
You can find more Projects on my Github profile.

Contact

Contact me on any of my socials mentioned below or Schedule a meeting with me.

Schedule a Meeting